Abstract. This paper presents varied CMOS ring oscillator topologies using Silterra 0.13-µm Process. Three topologies of ring oscillators have been designed which is the single-ended ring oscillator, differential ring oscillator and ring oscillator based variable resistor for 2.4 GHz wireless applications. The proposed designs consist of five stages delay cell. The simulation results show that a single-ended ring oscillator obtained the lowest power consumption of 0.41 mW, while differential oscillator achieves phase noise of −64.44 dBc/Hz at 1 MHz offset frequency. However, ring oscillator based variable resistor did not achieve any significant improvement. The proposed design is oscillates at 2.4 GHz.
Introduction
Oscillators are one of the key building blocks in almost all of today's analog and digital wireless communication systems [1] . CMOS ring oscillators are probably the simplest type of oscillator used in Radio Frequency Integrated Circuit (RFIC) design. They can be designed for a fixed frequency and variable frequency operation. Ring oscillator circuits are popular due to their low cost and small sizes [2] . Compared to other alternatives, especially the LC oscillators, the ring oscillator is compact, as it does not need on chip inductors. Ring oscillator consists only of MOS transistors and could therefore be more easily scaled towards newer technologies [3] [4] [5] . Ring oscillators have been studied extensively in recent times for high frequency wireless communications because of their compact size compared to an inductor-capacitor (LC) tank oscillator. The wireless technology is also becoming an integral part of our everyday lives. Most students have a cellular phone or a personal digital assistant (PDA) used for voice communications, checking emails, or organizing personal information [6] . This is the technology of the 21st century, which has incredible opportunities and various applications.
Circuit Design
Single-ended Ring Oscillator. Fig. 1(a) shows the proposed single-ended circuit in which M1 and M2 are the input of this circuit, while M3 acts as a load to control the frequency of circuit. In addition to M2, M4 also works as a composite load and the impedance seen from the drain of M2 is inductive. The oscillating frequency of this proposed design is control by the current flow, while the current flow is determined by the size of the transistor used. Vctrl is function to control the frequency, besides it also function to measure the tuning range.
Nevertheless, the ring oscillator is cannot oscillate if there is only one stage is used. Ring oscillator must have an odd number of stages either three or five stages to produce oscillations. Therefore, this proposed design employs 5 stages of single-ended ring oscillator as shown in Fig. 1 (b) . Differential Ring Oscillator. Differential ring oscillator employs five stages as shown in Fig.  2 (a). These five stages circuit is connected using the feed-forward technique to reduce the smallest achievable delay per stage. As can be seen through the schematic in Fig. 2(b) , the primary inputs of each stage are connected to the differential outputs of the previous stage, and the secondary inputs of each stage are connected to the differential outputs of two preceding stages. In terms of that, the load transistors of M3 and M6 are turned on before the primary NMOS transistors which are M1 and M2. This architecture allows reaching higher frequencies [1] . Ring Oscillator Based Variable Resistor. Fig. 3(a) shows a schematic of ring oscillator based variable resistor. The proposed design consists of two transistors M1 and M2 act as a resistor. The resistor is added at the input terminal of each inverter. Since the MOS transistors in each inverter can be assumed as switches, it can be replaced by a resistance. Oscillating frequency depends on the values of transconductance, resistance and capacitance. However, transconductance and capacitance are device parameter and assumed to be constant.
As the previous circuit, this circuit is also need to have either three or five stages to produce oscillations. The five stages of inverter are connected as shown in Fig. 3(b) . The output VOUT is connected to input VIN, while the input VIN is connected to the output VOUT, respectively. 
Simulation Results
The proposed ring oscillators have been designed and simulated using Mentor Graphics software in standard 0.13µm CMOS process technology, and supply voltage of this process is 2.5 V. The typical tuning range obtained from the simulation is depicted in Fig. 6 . The tuning range is simulated by sweep the Vctrl from the minimum value to maximum possible value. Normaly, Vctrl can be varied to various values as long as the output is achieved. Fig. 7 shows the tuning range of these ring oscillators are simulated from 0.5 V until 5.0 V. From Fig 7, the oscillating frequency for single-ended ring oscillator is from 2.58 GHz until 2.40 GHz. Therefore, the tuning range of the circuit is equal to 0.18 GHz or 7.5 %. However, the oscillating frequency of differential ring oscillator is from 3.53 GHz to 1.35 GHz which is obtained about 161 % and the ring oscillator based variable resistor only achieved about 37.6 % of tuning ranges of 2.35-2.45 GHz. Table 1 shows the summary of ring oscillators topologies. The single-ended ring oscillator obtained the lowest power consumption about 0.14 mW compared to the two other topologies which is equal to 15.18 mW and 2.53 mW, respectively. In terms of phase noise, the ring oscillator based variable resistor obtained the lowest phase noise about −90.72 dBc/Hz compared to the proposed single-ended and differential ring oscillator which is equal to −82.96 dBc/Hz and −64.44 dBc/Hz, respectively. This is because the proposed ring oscillator based variable resistor is a simple circuit. Therefore its ability to generate the phase noise is lower. For tuning range, the differential circuit gives higher tuning range about 161.0 % due to its complex circuit and it is commonly used for higher frequency circuit.
Finally, the Figure-Of-Merit (FOM) is used to evaluate the performance of the various topologies ring oscillators besides to confirm that comparison is fair. The PNnorm is normalizes phase noise by power consumption, whereas the FOM normalizes phase noise by power and oscillating frequency, so that good phase noise performance is based on result of circuit structure and not simply caused by burning more power or oscillating at a slower frequency. The equation of FOM is shown in Equation (1) 
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Based on FOM result, the single-ended ring oscillator produces the better value about -154.39 dB compared to the other topologies make them a good choice for this work. While based on the PNnorm result, the proposed single-ended circuit is also produces a good result among these three topologies with the value is equal to −86.78 dBc/Hz. 
Conclusion
Three topologies of ring oscillators have been designed and simulated at the center frequency of 2.4 GHz for wireless application. The simulation results show that a single-ended ring oscillator obtained the lowest power consumption of 0.41 mW, while differential oscillator achieves phase noise of −64.44 dBc/Hz at 1 MHz offset frequency. However, ring oscillator based variable resistor did not achieve any significant improvement.
